System Verilog Array Size Python Documentation