System Verilog Array Size Python