System Verilog Array Size Method