System Verilog Array Size In Python What Is The Result