System Verilog Array Size In Python What Does