System Verilog Array Size In Python What Data