System Verilog Array Size In Python Programming