System Verilog Array Size In Python Program