System Verilog Array Size In Python Program A Controller Is Normally Involved