System Verilog Array Size In Cpp