System Verilog Array Size Cppp Full