System Verilog Array Size Cppp Delhi