System Verilog Array Size Cppp Defence