System Verilog Array Size Cppp