System Verilog Array Size Cppd