System Verilog Array Size Cpp Portal