System Verilog Array Size Cpp Payment