System Verilog Array Size Cpp Compiler