System Verilog Array Size Cpp