System Verilog Array Size