System Verilog Array Of Interfaces Vs Classes In Python