System Verilog Array Of Interfaces Vs Abstract