System Verilog Array Multiplication Definition