System Verilog Array Multiplication