System Verilog Array Initialization Syntax