System Verilog Array Initialization Python