System Verilog Array Initialization In Vhdl