System Verilog Array Initialization In Cpp