System Verilog Array Initialization Example