System Verilog Array Initialization Default Mode