System Verilog Array Initialization Default Meaning