System Verilog Array Initialization Default Judgment