System Verilog Array Initialization Default