System Verilog Array Initialization Cpp Portal