System Verilog Array Initialization Cpp