System Verilog Array Initialization And Declaration