System Verilog Array Initialization