System Verilog Array Delete Python