System Verilog Array Default