System Verilog Array Default Value