System Verilog Array Default Size Of Set