System Verilog Array Default Size Meaning