System Verilog Array Default Size Banner