System Verilog Array Default Size