System Verilog Array Constraints Vs Restraints