System Verilog Array Constraints Pronunciation