System Verilog Array Constraints Meaning Tagalog