System Verilog Array Constraints Meaning In English