System Verilog Array Constraints Meaning