System Verilog Array Constraints Math